ECE 3401 Lecture 21

## Instruction Set Architecture

## Overview

- Computer architecture
- Operand addressing
- Addressing architecture
- Addressing modes
- Elementary instructions
- Data transfer instructions
- Data manipulation instructions
- Floating point computations
- Program control instructions
- Program interrupt and exceptions


## Levels of Representation

| High Level Language Program | $\begin{aligned} & \operatorname{temp}=v[k] ; \\ & v[k]=v[k+1] ; \\ & v[k+1]=\text { temp; } \end{aligned}$ |  |
| :---: | :---: | :---: |
|  |  |  |
| Compiler |  |  |
| $\begin{aligned} & \text { Assembly Language } \\ & \text { Program } \end{aligned}$ | Iw \$ | , $0(\$ 2)$ |
|  | Iw\$16, 4(\$2) |  |
| Assembler | $\begin{array}{lll} \text { sw } & \$ 16,0(\$ 2) \\ \text { sw } & \$ 15, & 4(\$ 2) \end{array}$ |  |
|  |  |  |
| $\begin{gathered} \text { Machine Language } \\ \text { Program } \end{gathered}$ | 0000100111000110101011110101100010101111010110000000100111000110 <br> 100001101010111101011000000 0101100000001001110001101010111 |  |
|  |  |  |
|  |  |  |
| Machine Interpretation |  |  |
| $\begin{gathered} \text { Control Signal } \\ \text { Specification } \end{gathered}$ | ALUOP[0:3] < InstReg[9:11] \& MASK |  |

## Example ISAs (Instruction Set Architectures)

- RISC (Reduced Instruction Set Computer)
- Digital Alpha
- Sun Sparc
- MIPS RX000
- IBM PowerPC
- HP PA/RISC
- CISC (Complex Instruction Set Computer)
- Intel x86
- Motorola 68000
- DEC VAX
- VLIW (Very Large Instruction Word)
- Intel Itanium

| Example ISAs (Instruction Set Architectures) <br> - RISC (Reduced Instruction Set Computer) <br> - Digital Alpha <br> - Sun Sparc <br> - MIPS RX000 <br> - IBM PowerPC <br> - HP PA/RISC <br> - CISC (Complex Instruction Set Computer) <br> - Intel x86 <br> - Motorola 68000 <br> - DEC VAX <br> - VLIW (Very Large Instruction Word) <br> - Intel Itanium |
| :---: |
|  |  |
|  |  |
|  |  |

## Computer Architecture

- Instruction set architecture
- A set of hardware-implemented instructions, the symbolic name and the binary code format of each instruction
- Organization
- Structures such as datapath, control units, memories, and the busses that interconnect them
- Hardware
- The logic, the electronic technology employed, the various physical design aspects of the computer


## Instruction Set Architecture

- A processor is specified completely by its instruction set architecture (ISA)
- Each ISA will have a variety of instructions and instruction formats, which will be interpreted by the processor's control unit and executed in the processor's datapath
- An instruction represents the smallest indivisible unit of computation. It is a string of bits grouped into different numbers and size of substrings (fields)
- Operation code (opcode): the operation to be performed
- Address field: where we can find the operands needed for that operation
- Mode field: how to derive the data's effective address from the information given in the address field
- Other fields: constant immediate operand or shift


## Computer Operation Cycle



## Register Set

- Programmer accessible registers ( $\mathrm{R}_{0}$ to $\mathrm{R}_{7}$ in previous multi-cycle computer)
- Other registers
- Registers in the register file accessible only to microprograms ( $\mathrm{R}_{8}$ to $\mathrm{R}_{15}$ )
- Instruction registers (IR)
- Program counter (PC)
- Pipeline registers
- Processor status register (PSR: CVNZ state)
- Stack pointer (SP)


## Overview

- Computer architecture
- Operand addressing
- Addressing architecture
- Addressing modes
- Elementary instructions
- Data transfer instructions
- Data manipulation instructions
- Floating point computations
- Program control instructions
- Program interrupt and exceptions


## Operand Addressing

- Operand: register value, memory content, or immediate
- Explicit address: address field in the instruction
- Implied address: the location of operand is specified by the opcode or other operand address


## Three Address Instructions

- Example: $\mathrm{X}=(\mathrm{A}+\mathrm{B})(\mathrm{C}+\mathrm{D})$
- Operands are in memory address symbolized by the letters $A, B, C, D$, result stored memory address of $X$
$O R$

| ADD T1, A, B | $M[T 1] \leftarrow M[A]+M[B]$ |
| :--- | :--- |
| ADD T2, C, D | $M[T 2] \leftarrow M[C]+M[D]$ |
| MUX X, T1,T2 | $M[X] \leftarrow M[T 1] X M[T 2]$ |

$$
\begin{array}{ll}
\text { ADD R1, A, B } & R 1 \leftarrow M[A]+M[B] \\
\text { ADD R2, C, D } & R 2 \leftarrow M[C]+M[D] \\
\text { MUX X, R1, R2 } & M[X] \leftarrow R 1 \times R 2
\end{array}
$$

- +: Short program, 3 instructions
- -: Binary coded instruction require more bits to specify three addresses

Two Address Instructions

- The first operand address also serves as the implied address for the result

| MOVE T1, A | $M[T 1] \leftarrow M[A]$ |
| :--- | :--- |
| ADD T1, B | $M[T 1] \leftarrow M[T 1]+M[B]$ |
| $M O V E X, C$ | $M[X] \leftarrow M[C]$ |
| $A D D X, D$ | $M[X] \leftarrow M[X]+M[D]$ |
| $M U X X, T 1$ | $M[X] \leftarrow M[X] X M[T 1]$ |

- 5 instructions


## One Address Instructions

- Implied address: a register called an accumulator ACC for one operand and the result, single-accumulator architecture
$\left.\begin{array}{lll}L D & A & A C C \leftarrow M[A] \\ A D D & B & A C C \leftarrow A C C+M[B] \\ S T & X & M[X] \leftarrow A C C \\ L D & C & A C C \leftarrow M[C] \\ A D D & D & A C C \leftarrow A C C+M[D] \\ M U X & X & A C C \leftarrow A C C X M[X] \\ S T & X & M[X] \leftarrow A C C\end{array}\right\} 7$ instructions
- All operations are between the ACC register and a memory operand


## Zero Address Instructions

- Use stack (FILO):
- ADD $\quad$ TOS $\leftarrow T O S+$ TOS $_{1}$
- PUSHX $\quad$ TOS $\leftarrow M[X]$
- POP X $\quad \mathrm{M}[\mathrm{X}] \leftarrow T \mathrm{~T}$
$\left.\begin{array}{ll}\text { PUSH A } & \text { TOS } \leftarrow M[A] \\ \text { PUSH B } & \text { TOS } \leftarrow M[B] \\ \text { ADD } & \text { TOS } \leftarrow T O S+\text { TOS }_{-1} \\ \text { PUSH C } & \text { TOS } \leftarrow M[C] \\ \text { PUSH D } & \text { TOS } \leftarrow M[D] \\ \text { ADD } & \text { TOS } \leftarrow T O S+\text { TOS }_{-1} \\ \text { MUX } \\ \text { POP } X & \text { TOS } \leftarrow T O S X \text { TOS }_{-1}\end{array}\right\} 8$ instructions
- Data manipulation operations: between the stack elements
- Transfer operations: between the stack and the memory


## Stack Instructions



## Addressing Modes

- Address field: contains the information needed to determine the location of the operands and the result of an operation
- Addressing mode: specifies how to interpret the information within this address field, how to compute the actual or effective address of the data needed.
- Availability of a variety of addressing modes lets programmers write more efficient code


## Addressing Architecture

- Defines:
- Restriction on the number of memory addresses in instructions
- Number of operands
- Two kinds of addressing architecture:
- Memory-to-memory architecture
- Only one register - PC
- All operands from memory, and results to memory
- Many memory accesses
- Register-to-register (load/store) architecture
- Restrict only one memory address to load/store types, all other operations are between registers
$\begin{array}{lll}\text { LD } & \text { R1, A } & R 1 \leftarrow M[A] \\ \text { LD } & \text { R2, B } & R 2 \leftarrow M[B]\end{array}$
$\begin{array}{ll}\text { ADD R3, R1, R2 } & \text { R2 } 4 \leftarrow \text { R1 }[B] \\ \text { R2 }\end{array}$
LD R1, C $\quad R 1 \leftarrow M[C]$
$\begin{array}{ll}\text { LD R2, D } & \text { R2 } \leftarrow M[D] \\ \text { ADD R1,R1, R2 } & \text { R1 } \leftarrow \text { R1 }+ \text { R2 }\end{array}$
$\begin{array}{ll}\text { ADD R1,R1, R2 } & \text { R1 } \leftarrow \mathrm{R} 1+\mathrm{R} 2 \\ \text { MUL R1,R1, R3 } & \text { R1 } \leftarrow \text { R1 } \mathrm{R} 3\end{array}$
$\begin{array}{ll}\text { MUL R1,R1, R3 } & R 1 \leftarrow R 1 \times R 3 \\ \text { ST } \times \text { R1 } & M[X] \leftarrow R 1\end{array}$
ST X, R1
$\mathrm{M}[\mathrm{X}] \leftarrow \mathrm{R} 1$


## Addressing Modes

- Implied mode - implied in the opcode, such as stack, accumulator
- Immediate mode (operand) - $\mathrm{a}=0 \times 0801234$
- Register mode - $a=R[b]$
- Register-indirect mode - $\mathrm{a}=\mathrm{M}[\mathrm{R}[\mathrm{b}]]$
- Direct addressing mode - $\mathrm{a}=\mathrm{M}$ [0×0013df8]
- Indirect Addressing mode - a= M[M[0x0013df8]]
- PC-relative addressing - branch etc. (offset + PC)
- Indexed addressing - a=b[1]



## Overview

- Computer architecture
- Operand addressing
- Addressing architecture
- Addressing modes
- Elementary instructions
- Data transfer instructions
- Data manipulation instructions
- Floating point computations
- Program control instructions
- Program interrupt and exceptions


## Instruction Set Architecture

|  | RISC (reduced <br> instructionset <br> computers) | CISC (complex instruction <br> set computers) |
| :--- | :--- | :--- |
| Memory <br> access | restricted to load/store <br> instructions, and data <br> manipulation instructions are <br> register-to-register | is directly available to most <br> types of instructions |
| Addressing <br> mode | limited in number | substantial in number |
| Instruction <br> formats | all of the same length | of different lengths |
| Instructions | perform elementary <br> operations | perform both elementary and <br> complex operations |
| Control unit | Hardwired, high throughput <br> and fast execution | Microprogrammed, facilitate <br> compact programs and <br> conserve memory, |

## Data Transfer Instructions

- Data transfer: memory $\leftrightarrow \rightarrow$ registers, processor registers $\leftrightarrow \rightarrow$ input/output registers, among the processor registers
- Data transfer instructions

| Name | Mnemonic |
| :--- | :--- |
| Load | LD |
| Store | ST |
| Move | MOVE |
| Exchange | XCH |
| Push | PUSH |
| Pop | POP |
| Input | IN |
| Output | OUT |


| Data Manipulation Instructions |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Arithmetic |  | Logical and bit manipulation |  | Shift instructions |  |
| Name | Mnemo nic | Name | Mnem onic | Name | Mnem onic |
| Increment | INC | Clear | CLR | Logical shift right | SHR |
| Decrement | DEC | Set | SET | Logical shift left | SHL |
| Add | ADD | Complement | NOT | Arithmetic shift right | SHRA |
| Subtract | SUB | AND | AND | Arithmetic shift left | SHRL |
| Multiply | MUL | OR | OR | Rotate right | ROR |
| Divide | DIV | Exclusive-OR | XOR | Rotate left | ROL |
| Add with carry | ADDC | Clear carry | CLRC | Rotate right with carry | RORC |
| Subtract with borrow | SUBB | Set Carry | SETC | Rotate left with carry | RoLC |
| Subtract reverse | SUBR | Complement carry | COMC |  |  |
| Negate | NEG |  |  |  |  |

## Floating-Point Computation

- What can be represented in N bits?

| Unsigned | 0 | to | $2^{N}-1$ |
| :--- | :--- | :--- | :--- |
| 2s Complement | $-2^{N-1}$ | to | $2^{N-1}-1$ |
| 1s Complement | $-2^{N-1}+1$ to | $2^{N-1}-1$ |  |
| BCD | 0 | to | $10^{N / 4}-1$ |

- But, what about?
- very large numbers?

9,349,398,989,787,762,244,859,087,678

- very small number? 0.0000000000000000000000045691
- rationals $2 / 3$
${ }^{\bullet}$ irrationals $\sqrt{2}$
- transcendentals e


## Recall Scientific Notation

|  |  |
| :---: | :---: |
| (Sign, magnitude) |  |
| - Representation, Normal form |  |
| - Range and Precision |  |
| - Arithmetic (+, -, *, /) |  |
| - Rounding |  |
| - Exceptions (e.g., divide by zero, overflow, underflow) |  |
| - Errors |  |
| - Properties (negation, inversion, if $A \neq B$ then $A-B \neq 0$ ) |  |

## Floating-Point Numbers

- Representation of floating point numbers in IEEE 754 standard:

-Exponent field (E):
$E=0$ reserved for zero (with fraction $M=0$ ), and denormalized \#s ( $M \neq 0$ )
$E=255$ reserved for $\pm \infty$ (with fraction $M=0$ ), and $\mathrm{NaN}(M \neq 0)$
-Magnitude of numbers that can be represented is in the range: (with $E$ in [1, 254]):

